Otimização e Síntese de Circuitos Integrados
6 ECTSSemester 1Exame: Opcional
Geral
Sem avaliações aindaCarga de trabalho
--Descrição
The objective of this course is to introduce methods and tools to support the design in different phases of the project and the synthesis of analog integrated circuits. The focus is the optimum circuit sizing and automatic generation of novel (optimum) topologies. Will be presented some relevant techniques to assist the main objectives. The student will develop the ability to apply the methodologies taught, to specific circuit topologies and to generate new topologies.